Abaco

Abaco FMC160 FPGA Mezzanine Card Analog input and output

Abaco  FMC160 FPGA Mezzanine Card  Analog input and output

Overview

The FMC160 provides one 12-bit A/D channel at 3.6Gsps and one 14-bit D/A channel at 5.7Gsps (2.85Gsps direct RF synthesis) clocked by either an internal clock source (optionally locked to an external reference) or an externally supplied sample clock. In addition, a trigger input for customized sampling control is available to users. It is mechanically and electrically compliant with the FMC standard (ANSI/VITA 57.1).

FMC160

With a high-pin count connector, front panel I/O, and able to be used in a conduction cooled environment, the design is based on Texas Instruments’ ADC12D1800 Analog-to-Digital converter and Analog Devices’ AD9129 Digital-to-Analog converter. The analog signals are AC-coupled, connecting to MMCX or SSMC coax connectors on the front panel.

The FMC160 allows flexible control on clock source through serial communication buses.

FMC160

Furthermore, the card is equipped with power supply and temperature monitoring and offers several power-down modes to switch off unused functions in order to reduce system-level power consumption. It is well suited for low power applications such as airborne where the highest level of performance is required while ensuring that mission range is not affected.

Board Support Package

Our Board Support Package helps customers get their hardware implementation underway as quickly as possible by providing reference designs, the Stellar IP FPGA development tool, and the 4FM GUI user interface for controlling and monitoring the hardware, as well as other supporting elements.

7100-6443-01C
70314510110W
6C50SHCS
64-81813-00
646506 Ceramic   Riser – Pack of 25
61-0367-38
60V
58900145R
5834R A   5000/5200
5700X
5400-D-0065
5400-D-0025
531796-2 9005
5070-01063
5023-122
50184 VE50184
500-3002-102
5000-170
5000-158
5000-138
5000-049
4699898-0001
46-406121-01
45800978-2
4315-0017

Leave a Reply

Your email address will not be published. Required fields are marked *